

Dear customers,

About the change in the name such as "Oki Electric Industry Co. Ltd." and "OKI" in documents to OKI Semiconductor Co., Ltd.

The semiconductor business of Oki Electric Industry Co., Ltd. was succeeded to OKI Semiconductor Co., Ltd. on October 1, 2008. Therefore, please accept that although the terms and marks of "Oki Electric Industry Co., Ltd.", "Oki Electric", and "OKI" remain in the documents, they all have been changed to "OKI Semiconductor Co., Ltd.". It is a change of the company name, the company trademark, and the logo, etc., and NOT a content change in documents.

October 1, 2008 OKI Semiconductor Co., Ltd.

OKI SEMICONDUCTOR CO., LTD.

550-1 Higashiasakawa-cho, Hachioji-shi, Tokyo 193-8550, Japan http://www.okisemi.com/en/



OKI Semiconductor ML9227

Network Solutions Oki. for a Global Society

FEDL9227-01 Issue Date:Dec., 18, 2002

27-Bit Duplex/Triplex VFD Controller/Driver with Digital Dimming, ADC and Key scan

GENERAL DESCRIPTION

The ML9227 is a full CMOS controller/driver for Duplex or Triplex vacuum fluorescent display tube. It conststs of 27-segment driver outputs and 3-grid pre-driver outputs, so that it can drive directly up to 81-segment VFD. ML9227 features a digital dimming function, a 6-ch ADC, a 5×5 key scan circuit and an encoder type switch interface.


ML9227 provides an interface with a microcontroller only by three signal lines: DATA I/O, CLOCK, CS.

FEATURES


• Supply voltage (V _{DISP})	: 8 to 18.5 V (Built-in 5 V regulator for logic)
 Duplex/Triplex selectable 	
• Applicable VFD tube	: 2 Grids \times 27 Anodes VFD tube
	: 3 Grids \times 27 Anodes VFD tube
• 27-segment driver outputs	: $I_{OH} = -5$ mA at $V_{OH} = V_{DISP} - 0.8$ V (SEG1 to 19)
	$I_{OH} = -10 \text{ mA at } V_{OH} = V_{DISP} - 0.8 \text{ V} (SEG20 \text{ to } 27)$
	$I_{OL} = 500 \text{ uA at } V_{OL} = 2.0 \text{ V} \text{ (SEG1 to 27)}$
• 3-grid pre-driver outputs	: $I_{OH} = -5$ mA at $V_{OH} = V_{DISP} - 0.8$ V
	$I_{OL} = 10 \text{ mA at } V_{OL} = 2.0 \text{ V}$
• Built-in digital dimming circuit (10-bit re	solution)
• Built-in 6-ch A/D converter	
• Built-in 5×5 keyscan circuit	
• Interface circuit for an encoder type rotar	v switch
• Built-in oscillation circuit (external R and	•
Built-in Power-On-Reset circuit	,
Package:	
• I ackage.	DK) Droduct nome: MI 0227CA

64-pin plastic QFP (QFP64-P-1420-1.00-BK) Product name: ML9227GA

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



64-pin Plastic QFP

PIN DESCRIPTIONS

Pin	Symbol	Туре	Description
1, 51	V _{DISP}	_	Power supply pins Pin1 and pin51 should be connected externally.
8	D-GND	_	D-GND is ground pin for the VFD driver circuit. L-GND is ground pin for
26	L-GND	—	the logic circuit. Pins 8 and 26 should be connected externally.
24	V _{CC}	0	5 V output pin for internal logic portion and external logic circuit
33	V _{REG}	0	Reference voltage (5 V) output pin for A/D converter
40 to 50, 52 to 59	SEG1 to 19	ο	Segment (anode) signal output pins for a VFD tube These pins can be directly connected to the VFD tube. External circuit is not required. $I_{OH} \leq -5 \ \text{mA}$
60 to 64, 2 to 4	SEG20 to 27	0	Segment (anode) signal output pins for a VFD tube These pins can be directly connected to the VFD tube. External circuit is not required. $I_{OH} \le -10$ mA
5, 6, 7	GRID1 to 3	0	Inverted Grid signal output pins For pre-driver, the external circuit is required. $I_{OL} \leq 10 \mbox{ mA}$
29	CS	Ι	Chip Select input pin Data input/output operation is valid when this pin is set at a High level.
28	CLOCK	Ι	Serial clock input pin Data is input and/or output through the DATA I/O pin at the rising edge of the serial clock.
27	DATA I/O	I/O	Serial data input/output pin Data is input to/comes out from the shift register at the rising edge of the serial clock.
22	INT	0	Interrupt signal output to micro controller. When any key of key matrix is pressed or released, key scanning is started. After the completion of the one cycle, this pin goes to high level and keeps the high level until key scan stop mode is selected.
23	DUP/TRI	I	Duplex/Triplex operation select input pin Duplex (1/2 duty) operation is selected when this pin is set at a V_{CC} level. Triplex (1/3 duty) operation is selected when this pin is set at a GND level.
34 to 39	CH1 to 6	I	Analog voltage input pin for the 8-bit A/D converter
20, 21	A1, B1	0	Input pin for the encoder type rotary switch. The phase of an An/Bn input is detected.
14 to 18	COL1 to 5	I	Return inputs from the key matrix These pins are active low. When key matrix are in the inactive sate, these pins are at high level through the internal pull-up resistors. All the inputs do not have the chattering absorption function for the key scans.
9 to 13	ROW1 to 5	ο	Key switch scanning outputs Normally low level is output through these pin. When any switch of key matrix is depressed or released, key scanning is started and is continued until key scan stop mode is selected. When key scan stop mode is selected, all outputs of ROW1 to 5 go back to low level.

Pin	Symbol	Туре	Description		
32	DIM OUT	0	Dimming pulse output Connect this pin to the slave side DIM IN pin.		
30, 31	SYNC OUT 1, 2	0	Synchronous signal input Connect these pins to the SYNC IN1 and SYNC IN2 pins of a slave side		
25	OSC0	I/O	RC oscillator connecting pins. Oscillation frequency depends on display tubes to be used. For details refer to ELECTRICAL CHARACTERISTICS.		
19	NC	-	OPEN pins.		

Parameter	Symbol	Condition		Rating	Unit		
Supply Voltage	V _{DISP}		—	-0.3 to +20	V		
Input Voltage	V _{IN}		—	-0.3 to +6.0	V		
Power Dissipation	PD	Ta = 85 °C	QFP64-P-1420-1.00-BK	250	mW		
Storage Temperature	T _{STG}	_		–55 to +150	°C		
	I _{O1}	SEG1 to 19		-10.0 to +2.0	mA		
Output Current	I _{O2}	SEG20 to 27		-20.0 to +2.0	mA		
Output Current	I _{O3}		GRID1 to 3		GRID1 to 3 -10.0 to +2		mA
	I _{O4}	DIM OUT, SYNC OUT1, SYNC OUT2		-2.0 to +2.0	mA		

ABSOLUTE MAXIMUM RATINGS

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condi	tion	Min.	Тур.	Max.	Unit
Driver Supply Voltage	V _{DISP}	_		8.0	13.0	18.5	V
High Level Input Voltage	V _{IH}	All inputs exc	ept OSC0	3.8		_	V
Low Level Input Voltage	VIL	All inputs exc	ept OSC0	_		0.8	V
Clock Frequency	f _C	—	—			2.0	MHz
Oscillation Frequency	f _{OSC}	$R = 10 kΩ \pm 5\%$, 0	Co= 27 pF ±5%	2.2	3.3	4.4	MHz
	£	R = 10 kΩ ±5%	1/3 Duty	179	269	358	Hz
Frame Frequency	f _{FR}	Co = 27 pF ±5%	1/2 Duty	268	403	538	Hz
Operating Temperature	T _{OP}			-40		+85	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics

(Ta = -40 to +85°C, V _{DISP} = 8.0 to 18.5 V)							
Parameter	Symbol	Applied pin	Condition		Min.	Max.	Unit
High Level Input Voltage	VIH	*1)		_	3.8		V
Low Level Input Voltage	VIL	*1)		_	—	0.8	V
High Lovel Input Current	I _{IH1}	*2)	VIH	₁ = 3.8 V	-5.0	+5.0	μA
High Level Input Current	I _{IH2}	*3)	V⊩	i = 3.8 V	-70	-5.0	μA
	I _{IL1}	*2)	V _{IL}	= 0.0 V	-5.0	+5.0	μΑ
Low Level Input Current	I _{IL2}	*3)	V _{IL}	= 0.0 V	-160	-10	μΑ
	V _{OH1}	SEG1 to 19		I _{OH1} = –5 mA	V _{DISP} -0.8		V
High Loval Output	V _{OH2}	SEG20 to 27		I _{OH2} = - 10 mA	V _{DISP} -0.8		V
High Level Output Voltage	V _{OH3}	GRID1 to 3	$V_{\text{DISP}} = 9.5V$	I _{OH3} = -5 mA	V _{DISP} -0.8	_	V
vollage	V _{OH4}	*4)		I _{OH4} = -200 μA	4.0	_	V
		*4)		Output Open	4.5	—	V
	V _{OL1}	SEG1 to 19		I _{OL1} = 500 μA	—	2.0	V
Low Level Output	V _{OL2}	SEG20 to 27	V _{DISP} = 9.5V	I _{OL2} = 500 μA	_	2.0	V
Voltage	V _{OL3}	GRID1 to 3	$v_{\text{DISP}} = 9.5 v$	I _{OL3} = 10 mA	—	2.0	V
	V _{OL4}	*5)		I _{OL4} = 300 μA	_	0.4	V
Supply Current		V _{DISP}	R = 10 kΩ ±5%, Co= 27 pF ±5% no load			10	mA
	I _{DISP}	no load				10	
Supply Voltage for Logic	VL	V _{cc})1 μF ±10%, to –10 mA	4.5	5.5	V

*1) CS, CLOCK, DATA I/O, DUP/ $\overline{\text{TRI}}$, A1, B1, $\overline{\text{COL}}$ 1 to 5

*2) CS, CLOCK, DATA I/O, DUP/TRI, A1, B1

*3) COL1 to 5

*4) DATA I/O, INT, DIM OUT, SYNC OUT1, SYNC OUT2
*5) DATA I/O, INT, DIM OUT, SYNC OUT1, SYNC OUT2, ROW1 to 5

OKI Semiconductor

ML9227


AC Characteristics

(1a = -40 t0 +63 C, VDISP = 6.0 t0 16.5 V					10.5 V)	
Parameter	Symbol	Co	ndition	Min.	Max.	Unit
Clock Frequency	f _C		_	_	2.0	MHz
Clock Pulse Width	t _{CW}		_	200	_	ns
Data Setup Time	t _{DS}		_	200		ns
Data Hold Time	t _{DH}		_	200		ns
CS Off Time	t _{CSL}	R = 10 kΩ ±5%	o, Co = 27 pF ±5%	20	_	μs
CS Setup Time				200		
(CS-Clock)	t _{CSS}	—		200		ns
CS Hold Time				200		
(Clock-CS)	t _{CSH}	—		200		ns
DATA Output Delay Time	+				1.0	
(Clock-DATA I/O)	t _{PD}		—	_	1.0	μS
Output Slow Poto Timo	t _R	C -100 pE	t _R = 20 to 80%	—	2.0	μS
Output Slew Rate Time	t _F	C _L =100 pF	t _F = 80 to 20%	_	2.0	μs
V _{DD} Rise Time	t _{PRZ}	Mounted in a unit		—	100	μs
V _{DD} Off Time	t _{POF}	Mounted in a unit, V _{DISP} = 0.0 V		5.0		ms
CS Wait Time	t _{RSOFF}		_	400	—	μS


$(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{\text{DISP}} = 8.0 \text{ to } 18.5 \text{ V})$

TIMING DIAGRAMS


Data Input Timing



Data Output Timing



Reset Timing



Driver Output Timing



A/D Converter Characteristics

$(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{\text{DISP}} = 8.0 \text{ to } 18.5 \text{ V})$ Parameter Condition Min. Тур. Max. Unit _ Reference Voltage (VREG) 4.5 5.0 5.5 ٧ **Output Current** -10 _ _____ _ mΑ Input Voltage Range GND V ____ _ V_{REG} Conversion Time/Channel R = 10 k\Omega ±5%, C2 = 27 pF ±5% 256 310 394 μs Resolution ___ _ 8 bit Linearity error ±2.0 LSB _ — Differentiation linearity error ±2.0 LSB Zero scale error _ _ +2.0 LSB -2.0 LSB Full-scale error _

Terminological definition

Resolution	The minimum input analog value which can be recognized. It can decompose into 2 ⁸ = 256,(VRH-VRL)/256,in 8 bits.
Linearity error	The deviation between the ideal conversion characteristic as a 8-bit A/D converter and the actual conversion characteristic is said. (Therefore, a quantization error is not included.) The ideal conversion characteristic means the step which divided the voltage between VRH to VRL into 256 division into equal parts.
Differentiation linearity error	The smoothness of the conversion characteristic is shown, and ideally, the width of the analog input voltage corresponding to change for 1 bit of digital outputs is 1LSB= (VRH-VRL)/256, and says the deviation of this ideal bit size and the bit size in the arbitrary points of the conversion range.
Zero scale error	Digital output "000H" to "001H" changes, and the deviation of the ideal conversion characteristic of a point and the actual conversion characteristic is said.
Full scale error	Digital output "0FEH" to "0FFH" changes, and the deviation of the ideal conversion characteristic of a point and the actual conversion characteristic is said.

Key scan Characteristics

$(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{\text{DISP}} = 8.0 \text{ to } 18.5 \text{ V})$


Parameter	Condition	Min.	Тур.	Max.	Unit
Key scan Cycle Time	R = 10 kΩ ±5%, Co = 27 pF ±5%	160	194	246	μS
Key scan Pulse Width	R = 10 kΩ ±5%, Co = 27 pF ±5%	32	39	49	μS

Rotary switch characteristic


 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{\text{DISP}} = 8.0 \text{ to } 18.5 \text{ V})$


Parameter	Sign	Condition	Min.	Тур.	Max.	Unit
Phase input time	t _{ABW}	$P = 10 \pm 0 \pm 5\%$ $C_{2} = 27 \text{ pE} \pm 5\%$	950			
Phase input fixed time	t _{ABH}	$R = 10 \text{ k}\Omega \pm 5\%$, $Co = 27 \text{ pF} \pm 5\%$	930			μs

Rotary switch input timing




Key scan Timing





Output Timming(Duplex Operation) *1 bit time = 4/fosc

Output Timming(Triplex Operation) *1 bit time = 4/fosc Solid line : The dimming data is 1016/1024 Dotted line : The dimming data is 64/1024



FUNCTIONAL DESCRIPTION

Power-on Reset

When power is turned on, ML9227 is initialized by the internal power-on reset circuit. The status of the internal circuit after initialization is as follows:

- The contents of the shift registers and latches are set to "0".
- The digital dimming duty cycle is set to "0".
- All segment outputs are set to Low level.
- GRID1 outputs are set to Low level.
- $\overline{\mathsf{GRID}}_2$ to 3 outputs are set to High level.
- All the ROW outputs are set to Low level.
- INT output is set to Low level.

Mode Data

ML9227 has the seven function modes. The function mode is selected by the mode data (M0 to M2). The relation between function mode and mode data (M0 to M2) is as follows:

FUNCTION MODE	OPERATING MODE	FUNCTION DATA			
	OFERATING MODE	MO	M1	M2	
0	Segment Data for GRID1-3 Input	0	0	0	
1	Segment Data for GRID1 Input	1	0	0	
2	Segment Data for GRID2 Input	0	1	0	
3	Segment Data for GRID3 Input	1	1	0	
4	Digital Dimming Data Input	0	0	1	
5	Key scan Stop	1	0	1	
6	Switch Data Output	0	1	1	
7	A/D Data Output	1	1	1	

Data Input and Output

Data input and output through the DATA-I/O pin is valid only when the CS pin is set at a High level.

The input data to DATA I/O pin is shifted into the shift register at the rising edge of the serial clock. The data is automatically loaded to the latches when the CS pin is set at a Low level.

10-bit dimming data (D1 to D10) and 27-bit segment data (S1 to S27) are used for inputting of dimming data and display data. To transfer these two data, the mode data (M0 to M2) must be sent after each of these data succeddingly.

The output data from the DATA I/O pin is output from the shift register at the rising edge of the serial clock.

ML9227 outputs 48-bit ($6ch \times 8bits$) A/D data (A11 to A68) and 29-bit key data (S11 to S55, R1 and Q1 to Q3). To receive these data, the mode data (M0 to M2) must be sent first and then CS must be set once to Low level and set again to High level.

Then inputting serial clocks, these data are output from the DATA I/O pin.

When the CS pin is set at a Low level, the DATA I/O pin returns to an input pin.

To stop the keyscan, the only mode data (M0 to M2) must be sent. After the mode data transfer, the key scanning is stopped immediately.

- ML9227 receives the segment data when function mode 0 to 3 are selected.
- The same segment data is transferred to the 3 segment data latch correspond to GRID1 to 3 at the same time when the function mode 0 is selected.
- The segment data is transferred to only one segment data latch that is selected by mode data, when the function mode is 1, 2 or 3 is selected.
- Segment output (SEG1 to 27) becomes High level when the segment data (S1 to 27) is High level.

[Data Format]		
Input Data	:	30 bits
Segment Data	:	27 bits
Mode Data	:	3 bits

	Bit	1	2	3	4		24	25	26	27	28	29	30
	Input Data	S1	S2	S3	S4		S24	S25	S26	S27	M0	M1	M2
LSB MSB										Мо	de Dat	ta	
Segment Data (27 bits)											(3 bits)		


[Bit correspondence between segment output and segment data]

SEG n	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Segment data	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15	S16
SEG n	17	18	19	20	21	22	23	24	25	26	27					
Segment data	S17	S18	S19	S20	S21	S22	S23	S24	S25	S26	S27					

Digital Dimming Data Input [Function Mode: 4]

- ML9227 receives the digital dimming data when function mode 4 is selected.
- The output duty changes in the range of 0/1024(0%) to 1016/1024(99.2%) for each grid.
- The 10-bit digital dimming data is input from LSB.

[Data Format]		
Input Data	:	13 bits
Digital Dimming Data	:	10 bits
Mode Data	:	3 bits



(LSB	LSB) Dimming Data (MSB)									Duty Cycle
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	Duty Cycle
0	0	0	0	0	0	0	0	0	0	0/1024
1	0	0	0	0	0	0	0	0	0	1/1024
1	1	1	0	1	1	1	1	1	1	1015/1024
0	0	0	1	1	1	1	1	1	1	1016/1024
1	0	0	1	1	1	1	1	1	1	1016/1024
1	1	1	1	1	1	1	1	1	1	1016/1024

Key scan Stop [Function Mode: 5]

- ML9227 stops a key scanning when function mode 5 are selected.
- To select this mode, the only mode data (M0 to M2) is needed.
- The actual time lag range between receipt of the keyscan stop command and the ceasing of scanning is 2.4 μs to 3.6 μs

[Input D	ata Fo	ormat]
----------	--------	--------

Input Data	:	3 bits
Mode Data	:	3 bits

Bit	28	29	30			
Input Data	MO	M1	M2			
	Mode Data					
	(3 bits)					

Switch Data Output [Function Mode: 6]

- ML9227 output the switch data when function mode 6 is selected.
- To select this mode, the only mode data (M0 to M2) is needed.
- When ML9227 recieves this mode, the DATA I/O pin is changed to an output pin.
- 29-bit switch data come out from the DATA I/O pin synchronizing with the rise edge of the clock.
- When the CS pin is set at the low level, the DATA I/O pin returns to an input pin.
- R1 = 0, implies Right rotation of the knob (Clockwise)
- R1 = 1, implies Left rotation of the knob (Counter Clockwise)
- Contact Count bits are Q1 (LSB) to Q3 (MSB)

[Input Data Format]

Input Data	:	3 bits
Mode Data	:	3 bits

	-		-			
Bit	28	29	30			
Input Data	M0	M1	M2			
	Mode Data					
	(3 bits)					


[Output Data Format]

Output Data	:	29 bits
5×5 push switch Data	:	25 bits
Encoder switch Data	:	4 bits

Bit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Output Data	S11	S12	S13	S14	S15	S21	S22	S23	S24	S25	S31	S32	S33	S34	S35
Bit	16	17	18	19	20	21	22	23	24	25	26	27	28	29	
Output Data	S41	S42	S43	S44	S45	S51	S52	S53	S54	S55	R1	Q1	Q2	Q3	

Sij: i = ROW1 to 5, j = COL1 to 5 Sij = 1: Switch ON Sij = 0: Switch OFF


[5×5 Push switch]




Key scan

Keyscanning is started only when depression or release of any key is detected in order to minimize noise caused by scanning signal. Then, keyscanning is continued until the keyscan stop mode is sent from a microcomputer. The INT pin goes to the high level at the completion of 1-cycle scanning after the keyscan start, so the (high level) signal sent from the INT pin can be used as an interrupt signal.

[Key scan Timing]



Note: Key scanning cannot be stopped by selecting the key scan stop mode only once if: - key scanning is started after depression or release of any key is detected, and then - a key is depressed or released again before the key scan stop mode is selected. To stop key scanning, it is required to select the key scan stop mode once again.



A/D Data Output [Function Mode: 7]

- ML9227 output the A/D data when function mode 7 is selected.
- To select this mode, the only mode data (M0 to M2) is needed.
- When ML9227 recieves this mode, the DATA I/O pin is changed to an output pin.
- 48-bit A/D data come out from the DATA I/O pin synchronizeing with the rise edge of the clock.
- When the CS pin is set at the low level, the DATA I/O pin returns to an input pin.

[Input Data Format]

Input Data	:	3 bits
Mode Data	:	3 bits

Bit	28	29	30				
Input Data	M0	M1	M2				
	< Mode Data (3 bits) →						

[Output Data Format]

Output Data	:	48 bits
A/D Data	:	48 bits

Bit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Output Data	A11 (LSB)	A12	A13	A14	A15	A16	A17	A18 (MSB)	A21 (LSB)	A22	A23	A24	A25	A26	A27	A28 (MSB)
A/D	CH1							CH2								
Bit	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Output Data	A31 (LSB)	A32	A33	A34	A35	A36	A37	A38 (MSB)	A41 (LSB)	A42	A43	A44	A45	A46	A47	A48 (MSB)
A/D	CH3							CH4								
Bit	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48
Output Data	A51 (LSB)	A52	A53	A54	A55	A56	A57	A58 (MSB)	A61 (LSB)	A62	A63	A64	A65	A66	A67	A68 (MSB)
A/D	VD CH5					CH6										

As Figure 1 shows, the rotary encoder switch circuit is consisted of Phase detection, Interrupt generation, Up/down counter, Direction latch and Parallel-in serial-out shift register.




Figure 1 The Rotary Encoder Switch Circuit

1) Phase detection

1-1) Clockwise

When signal A and B input as Figure 2, the phase detection circuit outputs UP signal after the chattering absorption period. At this time, the output INT also goes to high level, so this signal can be used as an interrupt. The INT stays High level until the keyscan stop mode is selected.





Figure 2 The Input and Output Timing in Case of Clockwise

OKI Semiconductor

ML9227

1-2) Counter clockwise


When signal A and B input as Figure 3, the phase detection circuit outputs Down signal after the chattering absorption period. At this time, the output INT also goes to High level. The INT stays High level until the keyscan stop mode is selected.





2) UP/DOWN COUNTER

When the UP/DOWN COUNTER is input UP, it counts up and when it is input DOWN, it counts down. But if overcounte of "111" occurs the UP/DOWN COUNTER stays "111".



3) Direction latch

When the Direction latch is input DOWN the output R goes "1". But if the UP pulse is input and the counts value change to plus value, the output R goes to "0".





Figure 5

OKI Semiconductor

ML9227

4) P-in/S-out shift resistor

When the keyscan stop mode is selected and CS goes L, INT signal goes "L".




INT signal goes "L".

Figure 6


Application Circuits

1. Circuit for the duplex VFD tube with 118 segments (2 Grid × 59 Anode)




OKI Semiconductor

2. Circuit for the triplex VFD tube with 177 segments (3 Grid × 59 Anode)



PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document		Pa	ge			
Document No.	Date	Previous Edition	Current Edition	Description		
FEDL9227-01	Dec., 18, 2002	-	-	Final edition 1		

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2002 Oki Electric Industry Co., Ltd.